IBM's Strained Silicon

I Googled around and this is one of the authoritative descriptions of strained silicon: IBM's Strained Silicon Page. I'd like to find more info on how new processes such as this and silicon-on-insulator (SOI) affect the requirements for EDA tools and flows.